II. MODULAR STRUClWlZED MULTLEVEL

INVERTER (MSMI)
A. Circuit Topology Fig. 1 Generation of the timings for LOGIC 1 and LOGIC 0 are based on (2) and (3). Fig. 2 shows the subsystem of the MATLAB/Simulink block developed to fulfill this purpose. Block negVl(odd) is used to generate the timings of LOGIC 1 while block posVi is used to generate the timings of LOGIC 0. Table 1 Referring to Fig. 6@ ) and (c) and Fig. 7@ ) and (c), the main feature that can be detected born the PWM signals generated is the missing pulses. Table 3 compares the overall performance of both types of the DS1102 coniroller board implementation in generating the PWM signals. This results in a few missing pulses in the PWM waveform particularly those that are less than one sampling interval as observed in Fig. 6@) and Fig. 7(b) . In addition, the design of the MATLAB/Simulink blocks has to be constrained to a fixed value for mi. Otherwise, a larger sampling time will be required which will contribute to more missing pulses.
B. PWM Unipolar Symmetrical Regular Sampled Technique
Hand-coding is obviously time consuming but its worthwhile in sense that the sampling time achieved is very small, in this case only 10 pseconds which translates to 0.18' resolution for the switching instants of the PWM signak. However, the results of Fig. 6(c) and Fig. 7 (c) still show some missing pulses which in this case are found to be due to some problems in the algorithms of the C program itself. Work is still being done to rectify this problem. Through hand-coding, the algorithms can be designed for variable mi while a smallest possible sampling time can be achieved. For mi = 0.8, the nns amplitude of the fundamental is 1 13.14 V which is also approximately the same as that shown in Fig. 9@ ). Some even order harmonics are detected in the harmonic spectrum of the experimental MSMI output voltage for mi = 0.8. This is most probably due to the missing pulses in the PWM waveform as seen in Fig. 9 
